simultaneously achieve high on-off ratio, high current density, and logic integration in the vertically stacked multi-heterostructures can open up a new dimension for future electronics to enable three-dimensional integration.
The layered materials such as graphene are of considerable interest as potential electronic materials for future electronics [1] [2] [3] [4] [5] [6] [7] [8] . However, the lack of a bandgap in graphene has limited the on-off current ratio of graphene based transistors for logic applications. The approaches to address this challenge include the induction of transport gap in graphene nanostructures 9-13 or bilayer graphene [14] [15] [16] [17] [18] [19] , and the design of innovative device architectures such as vertical tunnelling transistors 20, 21 and barristors 22 . These approaches have proven successful in improving the on-off ratio of the resulting devices, but often at a severe sacrifice of the deliverable current density. Here we report the vertical integration multi-heterostructures of layered materials (e.g. graphene, molybdenum disulfide MoS 2 , or cobaltites Bi 2 Sr 2 Co 2 O 8 ) to enable high current density vertical field-effect transistors (VFETs). We show that an n-channel VFET with a room temperature on-off ratio >10 3 can be created by vertically sandwiching semicoducting few-layer MoS 2 between a monolayer graphene and a metal thin film. Importantly, with
an Ohmic contacted metal top-electrode and an ultrathin layered MoS 2 semiconductor channel, the VFET can deliver a high current density of 5,000 A/cm 2 , about 2-5 orders of magnitude larger than the recently reported vertical tunnelling transistors or barristors 20, 22 , while retaining a high on-off ratio. Taking a step further, we demonstrate a complementary inverter with voltage gain can be created by vertically stacking the layered materials of graphene, Bi 2 Sr 2 Co 2 O 8 (p-channel), graphene, MoS 2 (n-channel), and metal thin film in sequence. Our study demonstrates a general strategy for the integration of various layered materials to achieve functional circuits in the vertical . The graphene was patterned into strips of 10 μm width and 50 μm length by oxygen plasma etching through a photo resist mask for a bottom electrode. The micromechanical cleavage 24 was used to exfoliate few-layer MoS 2 onto the patterned graphene as a semiconductor material. The top metal electrode was patterned on the MoS 2 to overlap with the bottom graphene electrode by e-beam lithography and e-beam deposition of Ti/Au (50/50 nm).
The current flows between the bottom graphene electrode and the top metal electrode through the semiconducting MoS 2 channel, which is modulated by the silicon back gate (Fig. 1a,b) . Because of the finite density of states and weak electrostatic screening effect by monolayer graphene, the applied back gate electric field can effectively penetrate through graphene to modulate the energy band of MoS 2 . Figure 2a shows an optical image of our typical VFETs. The 10 μm strip of monolayer graphene is located inside of the doted lines. An MoS 2 flake and three top metal electrodes of variable areas overlap on top of the graphene. The thicknesses of MoS 2 flake were determined by atomic force microscope (AFM) to be 30 nm (Fig. S2 ).
The total channel area is defined by overlapping area of graphene and top metal electrode. Two separate pairs of electrodes were formed on graphene and MoS 2 in the non-overlapping region to characterize the planar electrical performance. Crosssectional TEM image was used to study the overall integration of graphene-MoS 2 -top- Electrical transport studies of the vertical transistors and planar transistors were carried out in ambient condition at room temperature. We have first measured the output characteristics of the vertical transistor (Fig. 3a) . The vertical transistor in this study has 36 nm of channel length (MoS 2 thickness) as determined by AFM measurement. The current was normalized by overlapping area of graphene and top metal electrode to obtain current density. The output characteristics at various back gate voltages show clearly that the current density decreases with increasing negative gate potential, demonstrating that the electrons are the majority charge carriers in this vertical transistor, which is consistent with the typical n-type semiconducting characteristics observed in MoS 2 materials previously 25, 26 . In the negative source-drain voltage (V sd ) regime, clear on and off current modulation can be achieved with the gate bias modulation. On the other hand, in the positive V sd regime, a much smaller gate modulation is observed. This difference can be attributed the asymmetrical contact at source and drain end, and will be further discussed in Figure 4 . Figure 3b shows the transfer characteristics (I sd -V g curves) for the same device at V sd = -0.1, -0.2 and -0.5 V. Overall, the device shows a room temperature on-off current ratio of ~1,500 at all V sd values, which is about 1-2 orders of magnitude better than typical graphene devices at room temperature, and is already sufficient for typical logic device applications. The device delivers a large on-current density of 2,600 A/cm 2 at V sd = -0.5 V and V g = 60 V. In general, the maximum on-current density in an optimized VFET device can readily exceed 5,000 A/cm 2 at V sd = -1.0 V. It is particularly important to note that this current density is about 3-5 orders of magnitude larger than the recently reported vertical tunneling transistors 20, 21 and barristor 22 at the same source-drain bias. Higher current density has been achieved in tunneling device with ultrathin boron nitride tunneling barriers (e.g. 1-3 layers) 21 and in barristor with larger bias 22 , but typically with rather weak gate modulation. With our VFET structure, a high current density and a high on-off ratio are simultaneously achieved for the first time, which is essential for high performance logic transistors. Furthermore, the maximum on-current density in our VFET device can readily exceed 350,000 A/cm 2 at V sd = -4 V without consideration of on-off ratio, which is about two orders of magnitude larger than maximum current density of 5,000 A/cm 2 at V sd = 4V of the recent reported barristors ( figures. In these output characteristics, the current is normalized by the channel width.
Although it is not necessarily accurate to compare area current density vs. line current density, it is still important to note that the actual current of our VFETs is at least more (Fig. 4b ). In contrast, the MoS 2 Fermi level near the MoS 2 -metal contact is effectively pinned can barely be modulated by the gate potential due to strong screening effect of the top-metal electrodes (Fig. 4c) . As a result, an asymmetric gate modulation is expected between positive and negative V sd .
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The application of a negative V sd across the device makes electrons to flow from graphene to top electrode. In this case, the Schottky barrier at the contact between graphene-MoS 2 plays a dominant role in current modulation (Fig 4b) , similar to the recent reported barristors contact plays the primary role in determining the current modulation (Fig 4c) . With the electrostatic screening effect of the top metal electrode, the weak gate modulation on the barrier at the top electrode-MoS 2 contact thus leads to a much smaller on-off ratio.
To further probe the charge transport through grahene-MoS 2 -metal VFETs, we have carried out temperature dependent studies. A family of I sd -V g plots (V sd = -0.1 V)
obtained at different temperature demonstrates that the on-current exhibits relatively small temperature dependence while the off-current decreases exponentially with decreasing temperature, with the on-off ratio increased from 60 at 290 K to 15000 at 150 K (Fig. 4d) . The variable temperature transport measurements can allow us to
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determine the Schottky barrier heights across the graphene-MoS 2 junction. According to the thermionic emission theory, the diode saturation current is related to the Schottky barrier height by the following equation:
where A is the area of the Schottky junction, We have experimentally investigated a large number of GMM (Ti) SB devices with variable MoS 2 thickness and device sizes. The overall on-current density is typically in the range of 10 3~1 0 4 A/cm 2 with a weak dependence on the MoS 2 layer thickness (black square symbols in Fig. 4f ), matching well with calculated current density. Studies on GMG SB devices with variable MoS 2 thickness have also be done as a control experiment (Fig. S8) . The obtained on-current in GMG SB devices (red dot symbols in Fig. 4f ) is about 2-3 orders magnitude smaller than that of GMM(Ti) SB devices, consistent with theoretical calculations. This consistent difference observed in theoretical modeling as well as experimental studies clearly demonstrate our GMM SB device is fundamentally distinct from the GMG SB structure. In the GMG SB with thick MoS 2 layer, two Schottky barriers are formed at both MoS 2 -graphene contacts with the bottom-one strongly modulated and top-one weakly modulated by the back-gate in the opposite direction (Fig. S6b) . Even though the electrons can be effectively injected
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Deleted: schottky through the bottom barrier at on-state, the top Schottky barrier can suppress the overall current flow to result in a lower current density. In contrast, for GMM SB configuration, the top Schottky barrier height is minimized and can hardly be modulated by using a low work function metal (Ti) to make a nearly Ohmic contact with MoS 2 (Fig. S6c) . In this way, the charge transport is dominated by the bottom graphene-MoS 2 Schottky barrier height and width, which can be effectively modulated by the back-gate voltage to allow for highly efficient injection and transportation of the electrons through the MoS 2 layer, enabling a very large current density that is about 3 orders of magnitude larger than that of the GMG TB or GMG SB devices with similar on-off ratios.
Additionally, comparing the recently reported barristors with bulk silicon as the semiconductor layer to our GMM SB device, the charge transport through thick bulk silicon (>> 10 μm Si) and the thick depletion layer at graphene-Si junction can severely limit the overall current flow to result in a current density that is also about 2-3 orders of magnitude smaller than our GMM SB VFETs reported here 22 . Figure 4g shows the room temperature on-off current ratios of the VFETs. The on-off ratios are strongly dependent on the MoS 2 thickness. In general, it is found that the room temperature on-off ratio of the vertical transistors can exceed 3 orders of magnitude with relatively thick MoS 2 layer (e.g. 30-40 nm), and gradually decreases to 3 when the MoS 2 thickness is reduced to 9 nm or so. This trend can be explained by a short channel effect. With decreasing MoS 2 thickness, the potential of entire channel (including graphene-MoS 2 contact) is becoming more and more dominated by the electric field of top metal electrodes, which can reduce the bottom off-state Schottky barrier height and width to result in a smaller on-off ratio (Fig. 4g insets) . The room temperature on-off ratio of >10 3 achieved in our devices is about two order of magnitude smaller than the best on-off ratio achieved in recently reported barristors 22 , which might be attributed to the presence of interface defects at the graphene-MoS 2 interface, and can be improved to >10 4 upon cooling (as demonstrated by our low temperature studies, see Fig. 4b ) or with cleaner interfaces in future studies.
This strategy of vertical integration is general and can be readily extended to various layered materials to obtain vertically stacked devices with both n-and p-channel characteristics. For example, layered transition metal oxides such as cobaltites Bi 2 Sr 2 Co 2 O 8 (BSCO) 29, 30 can be exfoliated into single or few layer materials and exhibit p-channel characteristics (Fig. S9) . Taking shows clear p-channel characteristics (Fig. 5c ). More importantly, the top stack of nchannel MoS 2 VFET retains excellent switching characteristics (Fig. S11) , demonstrating the bottom-gate electrical field can readily penetrate through the entire bottom p-channel device to effectively modulating the top n-channel VFET. In this way,
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Deleted: thin the vertically stacked multi-heterostructures forms a complementary inverter with a large than unit voltage gain (1.7) (Fig. 5d ).
In conclusion, we have demonstrated that vertical integration of heterostructures of layered materials can enable a new design of graphene based transistors simultaneously with both high on-off current ratio and high current density at room temperature, to satisfy two critical requirements for high performance logic applications. With the use of ultrathin layered semiconductor channel and the Ohmic contacted top metal-electrode, our VFETs can deliver an unprecedented current density that is 2-5 orders magnitude larger than that of the recently reported graphene based vertical tunnelling transistors and barristors 20, 22 , while retaining a the room temperature on-off current ratio exceeding Microscopic and electrical characterization. The cross section TEM sample was prepared by a focused ion beam cutting and was characterized by a TF20 TEM operating at 300 kV. Tapping-mode AFM was carried out with a Veeco 5000 system.
SEM imaging was performed on a JEOL 6700F unit operated at 5 kV. The D.C.
electrical transport studies were conducted with a probe station at room temperature under ambient conditions with a computer-controlled analogue-to-digital converter.
Deleted: A striking point that we demonstrate here is the electrical field can readily penetrate through first layer of p-FET and effectively modulate the second layer n-FET, making the vertical integration of multi-heterostructures possible and meaningful for functional devices. 
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